 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| E2L0031-17-Y1 Semiconductor MSM514223B Semiconductor 262,263-Word 4-Bit Field Memory This version: Jan. 1998 MSM514223B Previous version: Dec. 1996 DESCRIRTION The OKI MSM514223B is a high performance 1-Mbit, 256K 4-bit, Field Memory. It is designed for high-speed serial access applications such as HDTVs, conventional NTSC TVs, VTRs, digital movies and Multi-media systems. It is a FRAM for wide or low end use as general commodity TVs and VTRs, exclusively. The MSM514223B is not designed for the other use or high end use in medical systems, professional graphics systems which require long term picture, and data storage systems and others. The 1-Mbit capacity fits one field of a conventional NTSC TV screen and cascaded two MSM514223Bs make one frame of the screen: more than two MSM514223Bs can be cascaded directly without any delay devices among the MSM514223Bs. (Cascading of MSM514223B provides larger storage depth or a longer delay). Each of the 4-bit planes has separate serial write and read ports that employ independent control clocks to support asynchronous read and write operations. Different clock rates are also supported that allow alternate data rates between write and read data streams. The MSM514223B provides high speed FIFO, First-In First-Out, operation without external refreshing: it refreshes its DRAM storage cells automatically, so that it appears fully static to the users. Moreover, fully static type memory cells and decoders for serial access enable refresh free serial access operation, so that serial read and/or write control clock can be halted high or low for any duration as long as the power is on. Internal conflicts of memory access and refreshing operations are prevented by special arbitration logic. The MSM514223B's function is simple, and similar to a digital delay device whose delay-bitlength is easily set by reset timing. The delay length, number of read delay clocks between write and read, is determined by externally controlled write and read reset timings. Additional SRAM serial registers, or line buffers for the initial access of 256 4-bit enable high speed first-bit-access with no clock delay just after the write or read reset timings. The MSM514223B is similar in operation and functionality to OKI 1-Mbit Field Memory MSM514221B besides direct cascade capability. (As for MSM514221B operation compatible 2Mbit Field Memory, OKI has MSM518221 as a sister device of MSM518222). Additionally, the MSM514223B has write mask function or input enable function (IE), and readdata skipping function or output enable function (OE). The differences between write enable (WE) and input enable (IE), and between read enable (RE) and output enable (OE) are that WE and RE can stop serial write/read address increments but IE and OE can not stop the increment when write/read clocking is continuously applied to MSM514223B. The input enable (IE) function allows the user to write into selected locations of the memory only, leaving the rest of the memory contents unchanged. This facilitate data processing to display a "picture in picture" on a TV screen. 1/14 Semiconductor MSM514223B FEATURES * Single power supply: 5 V 10% * 512 Rows 512 Column 4 bits * Fast FIFO (First-in First-out) operation * High speed asynchronous serial access Read/Write cycle time 30 ns/40 ns/60 ns Access time 25 ns/30 ns/50 ns * Direct cascading capability * Write mask function (Input enable control) * Data skipping function (Output enable control) * Self refresh (No refresh control is required) * Package: 18-pin 300 mil plastic DIP (DIP18-P-300-2.54-W1) (Product : MSM514223B-xxRS) xx indicates speed rank. PRODUCT FAMILY Family MSM514223B-30RS MSM514223B-40RS MSM514223B-60RS Access Time (Max.) 25 ns 30 ns 50 ns Cycle Time (Min.) 30 ns 40 ns 60 ns 300 mil 18-pin DIP Package 2/14 Semiconductor MSM514223B PIN CONFIGURATION (TOP VIEW) IE 1 WE 2 RSTW 3 SWCK 4 DIN0 5 DIN1 6 DIN2 7 DIN3 8 VSS 9 18-Pin Plastic DIP 18 VCC 17 OE 16 RE 15 RSTR 14 SRCK 13 DOUT0 12 DOUT1 11 DOUT2 10 DOUT3 Pin Name SWCK SRCK WE RE IE OE RSTW RSTR DIN0 - 3 DOUT0 - 3 VCC VSS Function Serial Write Clock Serial Read Clock Write Enable Read Enable Input Enable Output Enable Write Reset Clock Read Reset Clock Data Input Data Output Power Supply (5 V) Ground (0 V) 3/14 Semiconductor MSM514223B BLOCK DIAGRAM DOUT ( 4) OE RE RSTR SRCK Data-Out Buffer ( 4) Serial Read Controller 512 Word Serial Read Register ( 4) Read Line Buffer Low-Half ( 4) Read Line Buffer High-Half ( 4) 256 ( 4) 256 ( 4) 120 Word Sub-Register ( 4) 120 Word Sub-Register ( 4) 256K ( 4) Memory Array X Decoder Read/Write and Refresh Controller 256 ( 4) 256 ( 4) Clock Oscillator Write Line Buffer Write Line Buffer Low-Half ( 4) High-Half ( 4) 512 Word Serial Write Register ( 4) VBB Generator Serial Write Controller Data-In Buffer ( 4) DIN ( 4) IE WE RSTW SWCK 4/14 Semiconductor MSM514223B OPERATION Write Operation The write operation is controlled by three clocks, SWCK, RSTW, and WE. Write operation is accomplished by cycling SWCK, and holding WE high after the write address pointer reset operation or RSTW. Each write operation, which begins after RSTW, must contain at least 130 active write cycles, i.e. SWCK cycles while WE is high. To transfer the last data to the DRAM array, which at that time is stored in the serial data registers attached to the DRAM array, an RSTW operation is required after the last SWCK cycle. Note that every write timing of MSM514223B is delayed by one clock compared with read timings for easy cascading without any interface delay devices. Write Reset : RSTW The first positive transition of SWCK after RSTW becomes high resets the write address counters to zero. RSTW setup and hold times are referenced to the rising edge of SWCK. Because the write reset function is solely controlled by the SWCK rising edge after the high level of RSTW, the states of WE and IE are ignored in the write reset cycle. Before RSTW may be brought high again for a further reset operation, it must be low for at least two SWCK cycles. Data Inputs : DIN0 - 3 Write Clock : SWCK The SWCK latches the input data on chip when WE is high, and also increments the internal write address pointer. Data-in setup time tDS, and hold time tDH are referenced to the rising edge of SWCK. Write Enable : WE WE is used for data write enable/disable control. WE high level enables the input, and WE low level disables the input and holds the internal write address pointer. There are no WE disable time (low) and WE enable time (high) restrictions, because the MSM514223B is in fully static operation as long as the power is on. Note that WE setup and hold times are referenced to the rising edge of SWCK. Input Enable : IE IE is used to enable/disable writing into memory. IE high level enables writing. The internal write address pointer is always incremented by cycling SWCK regardless of the IE level. Note that IE setup and hold times are referenced to the rising edge of SWCK. 5/14 Semiconductor Read Operation MSM514223B The read operation is controlled by three clocks, SRCK, RSTR, and RE. Read operation is accomplished by cycling SRCK, and holding RE high after the read address pointer reset operation or RSTR. Each read operation, which begins after RSTR, must contain at least 130 active read cycles, i.e. SRCK cycles while RE is high. Read Reset : RSTR The first positive transition of SRCK after RSTR becomes high resets the read address counters to zero. RSTR setup and hold times are referenced to the rising edge of SRCK. Because the read reset function is solely controlled by the SRCK rising edge after the high level of RSTR, the states of RE and OE are ignored in the read reset cycle. Before RSTR may be brought high again for a further reset operation, it must be low for at least two SRCK cycles. Data Out : DOUT0 - 3 Read Clock : SRCK Data is shifted out of the data registers. It is triggered by the rising edge of SRCK when RE is high during a read operation. The SRCK input increments the internal read address pointer when RE is high. The three-state output buffer provides direct TTL compatibility ( no pullup resistor required). Data out is the same polarity as data in. The output becomes valid after the access time interval tAC that begins with the rising edge of SRCK. There are no output valid time restriction on MSM514223B. Read Enable : RE The function of RE is to gate of the SRCK clock for incrementing the read pointer. When RE is high before the rising edge of SRCK, the read pointer is incremented. When RE is low, the read pointer is not incremented. RE setup times (tRENS and tRDSS) and RE hold times (tRENH and tRDSH) are referenced to the rising edge of the SRCK clock. Output Enable : OE OE is used to enable/disable the outputs. OE high level enables the outputs. The internal read address pointer is always incremented by cycling SRCK regardless of the OE level. Note that OE setup and hold times are referenced to the rising edge of SRCK. 6/14 Semiconductor Power-up and Initialization MSM514223B On power-up, the device is designed to begin proper operation after at least 100 ms after VCC has stabilized to a value within the range of recommended operating conditions. After this 100 ms stabilization interval, the following initialization sequence must be performed. Because the read and write address counters are not valid after power-up, a minimum of 130 dummy write operations (SWCK cycles) and read operations (SRCK cycles) must be performed, followed by an RSTW operation and an RSTR operation, to properly initialize the write and the read address pointer. Dummy write cycles/RSTW and dummy read cycles/RSTR may occur simultaneously. If these dummy read and write operations start while VCC and/or the substrate voltage has not stabilized, it is necessary to perform an RSTR operation plus a minimum of 130 SRCK cycles plus another RSTR operation, and an RSTW operation plus a minimum of 130 SRCK cycles plus another RSTW operation to properly initialize read and write address pointers. Old/New Data Access There must be a minimum delay of 600 SWCK cycles between writing into memory and reading out from memory. If reading from the first field starts with an RSTR operation, before the start of writing the second field (before the next RSTW operation), then the data just written will be read out. The start of reading out the first field of data may be delayed past the beginning of writing in the second field of data for as many as 119 SWCK cycles. If the RSTR operation for the first field readout occurs less than 119 SWCK cycles after the RSTW operation for the second field write-in, then the internal buffering of the device assures that the first field will still be read out. The first field of data that is read out while the second field of data is written is called "old data". In order to read out "new data", i.e., the second field written in, the delay between an RSTW operation and an RSTR operation must be at least 600 SRCK cycles. If the delay between RSTW and RSTR operations is more than 120 but less than 600 cycles, then the data read out will be undetermined. It may be "old data" or "new" data, or a combination of old and new data. Such a timing should be avoided. Cascade Operation The MSM514223B is designed to allow easy cascading of multiple memory devices. This provides higher storage depth, or a longer delay than can be achieved with only one memory device. 7/14 Semiconductor MSM514223B ELECTRICAL CHARACTERISTICS Absolute Maximum Ratings Parameter Input Output Voltage Output Current Power Dissipation Operating Temperature Storage Temperature Symbol VT IOS PD Topr Tstg Condition at Ta = 25C, VSS Ta = 25C Ta = 25C -- -- Rating -1.0 to 7.0 50 1 0 to 70 -55 to 150 Unit V mA W C C Recommended Operating Conditions Parameter Power Supply Voltage Power Supply Voltage Input High Voltage Input Low Voltage Symbol VCC VSS VIH VIL Min. 4.5 0 2.4 -1.0 Typ. 5.0 0 VCC 0 Max. 5.5 0 VCC + 1 0.8 Unit V V V V DC Characteristics Parameter Input Leakage Current Output Leakage Current Output "H" Level Voltage Output "L" Level Voltage Operating Current Standby Current Symbol ILI ILO VOH VOL ICC1 ICC2 Condition 0 < VI < VCC + 1, Other Pins Tested at V = 0 V 0 < VO < VCC IOH = -5 mA IOL = 4.2 mA -30 Minimum Cycle Time, Output Open -40 -60 Input Pin = VIH / VIL Min. -10 -10 2.4 -- -- -- -- -- Max. 10 10 -- 0.4 50 45 35 10 mA mA Unit mA mA V V Capacitance Parameter Input Capacitance (DIN, SWCK, SRCK, RSTW, RSTR, WE, RE, IE, OE) Output Capacitance (DOUT) Symbol CI CO (Ta = 25C, f = 1 MHz) Max. 7 7 Unit pF pF 8/14 Semiconductor AC Characteristics Parameter Access Time from SRCK DOUT Hold Time from SRCK DOUT Enable Time from SRCK SWCK "H" Pulse Width SWCK "L" Pulse Width Input Data Setup Time Input Data Hold Time WE Enable Setup Time WE Enable Hold Time WE Disable Setup Time WE Disable Hold Time IE Enable Setup Time IE Enable Hold Time IE Disable Setup Time IE Disable Hold Time WE "H" Pulse Width WE "L" Pulse Width IE "H" Pulse Width IE "L" Pulse Width RSTW Setup Time RSTW Hold Time SRCK "H" Pulse Width SRCK "L" Pulse Width RE Enable Setup Time RE Enable Hold Time RE Disable Setup Time RE Disable Hold Time OE Enable Setup Time OE Enable Hold Time OE Disable Setup Time OE Disable Hold Time RE "H" Pulse Width RE "L" Pulse Width OE "H" Pulse Width OE "L" Pulse Width RSTR Setup Time RSTR Hold Time SWCK Cycle Time SRCK Cycle Time Transition Time (Rise and Fall) Symbol tAC tDDCK tDECK tWSWH tWSWL tDS tDH tWENS tWENH tWDSS tWDSH tIENS tIENH tIDSS tIDSH tWWEH tWWEL tWIEH tWIEL tRSTWS tRSTWH tWSRH tWSRL tRENS tRENH tRDSS tRDSH tOENS tOENH tODSS tODSH tWREH tWREL tWOEH tWOEL tRSTRS tRSTRH tSWC tSRC tT MSM514223B (VCC = 5 V 10%, Ta = 0C to 70C) MSM514223B-30 MSM514223B-40 MSM514223B-60 Min. -- 6 6 12 12 5 6 0 5 0 5 0 5 0 5 5 5 5 5 0 10 12 12 0 5 0 5 0 5 0 5 5 5 5 5 0 10 30 30 3 Max. 25 -- 25 -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 30 Min. -- 6 6 17 17 5 6 0 5 0 5 0 5 0 5 10 10 10 10 0 10 17 17 0 5 0 5 0 5 0 5 10 10 10 10 0 10 40 40 3 Max. 30 -- 25 -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 30 Min. -- 6 6 17 17 5 6 0 5 0 5 0 5 0 5 10 10 10 10 0 10 17 17 0 5 0 5 0 5 0 5 10 10 10 10 0 10 60 60 3 Max. 50 -- 25 -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 30 Unit ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns 9/14 Semiconductor MSM514223B Notes: 1. Input signal reference levels for the parameter measurement are VIH = 2.4 V and VIL = 0.8 V. The transition time tT is defined to be a transition time that signal transfers between VIH = 2.4 V and VIL = 0.8 V. 2. AC measurements assume tT = 3 ns. 3. Read address must have more than a 600 address delay than write address in every cycle when asynchronous read/write is performed. 4. Read must have more than a 600 address delay than write in order to read the data written in a current series of write cycles which has been started at last write reset cycle: this is called "new data read". When read has less than a 119 address delay than write, the read data are the data written in a previous series of write cycles which had been written before at last write reset cycle: this is called "old data read". 5. When the read address delay is between more than 120 and less than 599, read data will be undetermined. However, normal write is achieved in this address condition. 6. Outputs are measured with a load equivalent to 2 TTL loads and 30 pF. Output reference levels are VOH = 2.4 V and VOL = 0.8 V. 10/14 Semiconductor MSM514223B TIMING WAVEFORM Write Cycle Timing (Write Reset) n Cycle SWCK 0 Cycle 1 Cycle 2 Cycle - VIH - VIL , ,, tT tRSTWS tRSTWH tWSWH tWSWL tSWC RSTW - VIH - VIL tDS tDH DIN n-1 n 0 1 2 - VIH - VIL WE - VIH - VIL - VIH - VIL IE Write Cycle Timing (Write Enable) n Cycle Disable Cycle Disable Cycle n + 1 Cycle SWCK - VIH - VIL tWENH tWDSH tWDSS tWENS WE - VIH - VIL - VIH - VIL tWWEL tWWEH DIN n-1 n n+1 IE - VIH - VIL RSTW - VIH - VIL 11/14 , ,, Semiconductor MSM514223B Write Cycle Timing (Input Enable) n Cycle n + 1 Cycle n + 2 Cycle n + 3 Cycle SWCK - VIH - VIL tIENH tIDSH tIDSS tIENS IE - VIH - VIL - VIH - VIL tWIEL tWIEH DIN n-1 n n+3 WE - VIH - VIL RSTW - VIH - VIL Read Cycle Timing (Read Reset) n Cycle SRCK tT RSTR 0 Cycle 1 Cycle 2 Cycle - VIH - VIL DOUT n-1 RE OE tRSTRS tRSTRH tWSRH tWSRL tSRC tAC tDDCK n 0 1 2 - VIH - VIL - VOH - VOL - VIH - VIL - VIH - VIL 12/14 ,, ,, Semiconductor MSM514223B Read Cycle Timing (Read Enable) n Cycle Disable Cycle Disable Cycle n + 1 Cycle SRCK - VIH - VIL tRENH tRDSH tRDSS tRENS RE tWREL tWREH - VIH - VIL DOUT n-1 n n+1 - VOH - VOL OE - VIH - VIL RSTR - VIH - VIL Read Cycle Timing (Output Enable) n Cycle n + 1 Cycle n + 2 Cycle n + 3 Cycle SRCK - VIH - VIL tOENH tODSH tODSS tOENS OE tWOEN n tWOEH - VIH - VIL tDECK DOUT n-1 Hi-Z n+3 - VOH - VOL RE - VIH - VIL - VIH - VIL RSTR 13/14 Semiconductor MSM514223B PACKAGE DIMENSIONS (Unit : mm) DIP18-P-300-2.54-W1 Package material Lead frame material Pin treatment Solder plate thickness Package weight (g) Epoxy resin 42 alloy Solder plating 5 mm or more 1.35 TYP. 14/14 |
Price & Availability of MSM514223B
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |